




## LOW TEMPERATURE PLASMA TECHNOLOGIES FOR ADVANCED PACKAGING APPLICATIONS

---

David Lishan



Plasma-Therm Introduction

Deep Silicon Etching / TSV

Strip / Clean / Surface Modification

TSV Liners / Barriers / Seeds

ICP Deposition

Plasma Dicing

**1974**  
**Founding**  
 RF power supplies

**1983**  
 Industry 1<sup>st</sup> single wafer production plasma etch reactor

**1994**  
 1<sup>st</sup> Photomask plasma etch system introduced

**2000**  
**unaxis**  
**oerlikon**  
 Acquired by Oerlikon

**2009**  
**Plasma-Therm**  
 Spun Out  
 Headquarters in FL

**2010**  
**Established:** Critical machining  
**RV-TECH**  
 MANUFACTURING SOLUTIONS

**2011**  
**Acquired:** R&D line  
**ADVANCED VACUUM**  
 A Plasma-Therm Company

**2013**  
**Released:** Industry 1<sup>st</sup> plasma dicing on tape

**2015**  
**Acquired:** HDRF  
**nanoplas**

**2016**  
 Plasma dicing Global Sales & Service Partner  
**DISCO**

**2018**  
**Acquired:** BE, IBD, F.A.S.T.  
**Nano Etch Systems Incorporated**  
**CORIAL**  
**KOBUS**

**2020**  
**Acquired** PVD, RTP, IBE, IBD  
**JLS Designs Limited**  
**OEN GROUP**

Nearly 50 years  
 Manufacturing – Class 1000  
 85,000 sq. feet,  
 Application/Demo – Class 100  
 International presence  
 Manufacture to Order

**JLSresearch**  
 RANKED  
 SUPPLIERS  
 Customer Satisfaction  
 2020  
 20+Years  
 Customer recognition

Advanced  
Packaging

Wireless &  
Connectivity


Sensors  
& MEMS

Photonics

Memory Data  
Storage

Power

R&D



Etch

Deposition

Material  
Modification

Dicing  
(Die Singulation)

ICP – High Density  
RIE – Low Density  
DSE™ – Deep Reactive  
Ion Etch  
IBE – Ion Beam  
Low Damage

PECVD  
HDPCVD  
PVD  
IBD – Ion Beam Dep  
F.A.S.T. – Fast Atomic  
Sequential Technology

HDRF – High Density  
Radical Flux  
RTP – Rapid Thermal  
Processing

PDOT – Plasma Dicing  
Tape  
Plasma Dicing on  
Wafer

**VERSALINE<sup>®</sup>**  
*Etch & Deposition*




**KOBUS<sup>™</sup>**  
*F.A.S.T.<sup>®</sup>-CVD*



**SINGULATOR<sup>®</sup>**  
*Plasma dicing*



**QuaZar<sup>™</sup>**  
*Ion Beam Etch & Deposition*



**ENDEAVOR & ECLIPSE**  
*Sputter Deposition*



## Etch, Deposition, Material Modification & Dicing Technologies

**KAYEN / ODYSSEY<sup>™</sup>**  
*Stripping & Cleaning*



**CORIAL**  
*Small footprint for R&D*



**LAPECVD<sup>™</sup>**  
*Deposition*



**TEGAL & HEATPULSE**  
*Etch & RTP*




**MASK ETCHER<sup>®</sup>**  
*0.5 um to EUV*




# Deep Silicon Reactive Etching

▪ Cyclical process






- Low temperature <20C
- High material selectivities (>250:1 to PR, >700:1 to SiO<sub>2</sub>)
- Vertical




Also known as Bosch or Time Division Multiplexing (TDM)


## Low scalloping



## Profile Control



Parameter	start	end	path
Bias (V)	375	550	0.2
Dep time (sec)	1.5	3	2




Adjustable Parameter Rate of Change




## High Aspect Ratio




## High Load




## Smooth sidewalls




## Silicon-on-Oxide




## High Etch Rate




## Low Tilt Angle



- ▣ Microphones
- ▣ Gyros, accelerometers
- ▣ Microfluidics
- ▣ Photonics
- ▣ RF filters
- 
- 
- 
- ▣ IOT




**50µm Via diameter**  
400µm deep




**High rate**

**10µm Via diameter**  
100µm deep




**Tapered profile**


**8µm Via diameter**  
120µm deep








**Vertical profile**



Cyclical signal: Changing gases, pressures, powers




High sensitivity to oxide <1% open area




No Undercut at Si/SiO<sub>2</sub> Interfaces

# Low Temperature Strip / Clean / Surface Modification



**Active species: O\* + Ions**


Conventional ICP



Ions = damage, heating


HDRF

**Active species: O\* Radicals**



Wave length (nm)

**HDRF**  
Distributed  
"mini" ICPs



**High plasma density ICP source**



- Radical density > 1E17 cm<sup>-3</sup>
- Mainly O\* radicals at wafer level
- Low ions at wafer level
- Low temperature processing <80°C





■ **Low impact to sensitive devices**

## EDX analysis (Energy Dispersive X-ray Spectroscopy)

DRIE Bosch polymer – Via top





After HDRF





## XPS analysis (X-ray Photo-electron Spectroscopy)




DRIE Bosch polymer – Via bottom





After HDRF





**Efficient dry cleaning technology, to remove fluoro-carbon polymers**



Before clean





After clean



**EDAX**





	C (Weight %)	O (Weight %)	F (Weight %)	Si (Weight %)
Spot 1 (PR)	73 → 0	27 → 0	0 → 0	0 → 0
Spot 2 (polymer)	29 → 0	0 → 0	71 → 0	0 → 0
Spot 3 (baseline)	0 → 0	0 → 0	0 → 0	98 → 100



## Low Aspect Ratio (0.5:1)

Before HDRF treatment

After HDRF® Smoothing









No more scallop in big cavity

## High Aspect Ratio (30:1)

Before HDRF® treatment





After HDRF® Smoothing



90 nm  
 Process time : < 2 minutes  
 -> CD loss ~3% in narrow trenches



- Elimination of mirror tilt due to residues
- Damage-free. No electrical charging
- Yield improvement



High O\* exposure without ions, UV or high temp

## Without plasma treatment




## With plasma treatment




Silicon-to-Silicon  
Silicon-to-Quartz

## Improved underfill distribution

Removes flux residues





Contact angle  $\sim 70^\circ$  to  $10^\circ$  with O\* radical exposure



Improved epoxy wetting and void-free reflow

Reduced ion-impact allows longer radicals exposure.  
Lower surface activation energy promotes bonding



## Wire Bonding Pad Cleaning



Contamination and/or oxidation removal



# TSV Isolation and Seed Layer

## (PE)CVD





- CVD mechanisms/precursors
- CCP design
- Hot or cold wall
- 1x channel showerhead

## (PE)ALD Monolayer growth




- ALD mechanisms/precursors
- Remote plasma design
- Hot or cold wall
- 1x or 2x channel showerhead


## Fast Atomic Sequential Technology



- CVD mechanisms/precursors
- CCP design
- Cold wall
- 1x or 2x channel showerhead



- ALD: Atomic Layer Deposition → one mono-layer per cycle
- FAST: deposition thickness → multiple layer per cycle but faster cycles



**ALD PEALD**

Very Thin & Conformal

Process time →

**FAST**


Thick & Conformal

Process time →

**PECVD**

Very thick & Non-conformal

Process time →




**TSV Via Etch**


- 10:1 Aspect Ratio
- Smooth sidewalls
- Uniform depth
- Vertical profile
- No undercut

**Si DRIE****TSV Insulator**


- Continuous
- Conformal
- Leakage/breakdown
- Breakdown
- Adhesion
- Thermal budget

**F.A.S.T. SiO<sub>2</sub>****TSV Barrier**



- Continuous
- Conformal
- Thermal budget
- Copper compatible
- Low resistivity


**TiN, Co****TSV Conductors**

- Continuous
- Conformal
- Thermal budget
- Copper compatible
- Low resistivity

**TiN, Cu**







- 80 μm x 280 μm, AR 3.5:1
- 100 nm/min @ 150°C
- Conformality: >65%

- 1 μm x 12 μm deep, Aspect Ratio: 12:1
- Conformality: 150 nm SiO<sub>2</sub> with 50% sidewall coverage



Parameter	Results
Deposition Rate	~ 70 nm/min
Deposition Non-uniformity	< 3%


Measurement	Results
Step Coverage (Top/Bottom)	80%
Conformality (Mid-sidewall to bottom)	84%
Conformality (Top to bottom sidewall)	74%

STATISTICS	
No of Data:	49
Min:	1953.8
Max:	2944.5
Range:	91.6
Mean:	2008.66
SD:	24.21
3SD:	72.63
% 3SD:	3.62%
NRange:	2.28%
NMinMax:	2.25%





Wider process window




- SiO<sub>2</sub> / TiN / SiO<sub>2</sub> for contrast enhancement
- Pt coating for FIB

- Precursor: TDEAT
- Temperature: 250°C
- Rate: ~3 nm/min
- Resistivity: 250 to 350 μΩ-cm
- Conformality: ~40 - 50% mid-feature
- Within wafer: ≤±3% (1σ @ 5 mm EE)
- Wafer-to-wafer: ≤±3% (1σ)
- Cleaning: CF<sub>4</sub>/O<sub>2</sub>/Ar


- FAST @ 250°C
- Vias aspect ratio 4:1
- Precursor: “CoCO” Dicobalt octacarbonyl
  
- Characteristics:
  - Deposition rate ~2 nm/min
  - Resistivity <100 μΩ-
  - Conformality >50%
  - Cleans with SF<sub>6</sub>




- Using CupraSelect<sup>®</sup> precursor and H<sub>2</sub>
- Deposition rate >30 nm/min
- Deposition temperature <200°C



**~95% Conformity  
10:1 AR**




TiN Connector between Qubit and Superconducting Multichip Module  
Taking advantage of TiN superconducting properties



npj Quantum Information (2020) 6:59 ; <https://doi.org/10.1038/s41534-020-00289-8>,  
Solid-state qubits integrated with superconducting through-silicon vias, D. R. W. Yost et. al.




# High Density Plasma CVD

- ICP high density plasma (vs. PECVD)
  - Separate gas flows silane precursor and reactants
  - Biased substrate
  - Clamped substrate
  - Lower pressure regime than PECVD
- 
- Applications / Benefits
    - Lower temp operation regime than PECVD
    - Feature fill using bias
    - Lower H content using  $N_2$  instead of  $NH_3$







- Refractive index ~2.0
- Deposition rate ≥ 1100 Å/min
- 50% sidewall coverage at ~6:1 aspect ratio (16 μm streets, 100 μm thick wafer)




**SiO<sub>2</sub>**



**SiN<sub>x</sub>**




**Isolated trench fill**




**1 μm gap completely filled  
AR ~ 2.5:1**


**Multiple trench fill**




**Gap completely filled  
and surface nearly planarized**



**120 nm/min @ 180°C**




**250nm space**




**750nm space**


**70 nm/min @ 100°C**




**582nm, 583nm, 1.43um**

**SiN<sub>x</sub> HDPCVD @ 90°C vs. PECVD @ 120°C**









# Plasma Dicing









© 2014, ON Semiconductor,  
All Rights Reserved



- Wide streets – blade + seal ring
- Damage: Cracks, chips, heat, delamination
- Orthogonal layouts
- Slow for small die
- Slower for thin wafers
- Requires alignment
- Debris, recast and water residues
- Multiple passes for thicker wafers/ multi-material



Emerging technology using DRIE to simultaneously dice entire wafer  
“Finished” wafer requires a gentle, low temperature, highly-selective etching solution  
Eliminates most traditional dicing constraints




Lower Cost Per Die

- Thinner wafers = faster dicing speed  
100µm thick wafer < 5 min for dicing



More Die per Wafer

- Ultra narrow streets (~ < 5µm)
- Less wafer starts, more capacity




No Layout Design Constraints

- Freedom to dice any shape, multi-product wafers
- Rethink/relocate test/alignment areas



Higher Die Strength & Reliability

- No chipping or micro-cracking
- No mechanical or thermal stress




Highest Accuracy

- Die size variation determined by the mask




Better reliability  
Stressed corners  
etched away






### Die Spacing Requirements






### Die per wafer Improvement by Die Spacing



Plasma dicing enables very narrow die spacing, maximizing the die per wafer.

Yield improvements are very significant for most die sizes

Die Per Hour Comparison




Plasma Dicing: Thinner wafers and smaller die **increases** productivity

Saws: Thinner wafers and smaller die **decreases** productivity

Higher (die per hour) throughputs and higher die per wafer yields → significant economical impact


### Wafer-Starts Savings through Street With Reduction




Fewer wafer starts frees up capacity translating to more product produced, reduced factory space, labor, facilities, utilities and reduced carbon footprint.

**Challenge:** Dielectrics and metals on the frontside and backside  
 Metal layer via Laser Grooving (LG) provides effective, flexible and compatible solution for plasma dicing integration

## Laser Grooving Evolving for Plasma Dicing Integration




Without Optimization




With Optimization

## Silicon Plasma Dicing




## Backmetal Laser Grooving




Die Size: 400um<sup>2</sup>  
 Thickness: 200um  
 Kerf width: 15um  
 BSM: Ti/Ni/Au



Die corner rounding




Die attach stress




Die strength




Bond pad strength




Tilt/skew




Die dimension accuracy




Mask materials




Shapes




Tilt / Skew Control




Endpoint control (<1% Exp. Si)







Dicing + Thru wafer holes (same process recipe - Endpoint control)



Polymer free process




Contamination Control

	Qualified Applications						
	Power	LED	RFID	IR Image sensor	3D MEMS	III-V	CMOS
<b>Wafer size</b>	6 & 8"	4 & 6"	8"	8"	8"	3 & 4"	8" & 12"
<b>Wafer type</b>	Si, GaN/Si	Si, Ge	Si	Si	Si	GaAs	Si
<b>Street size</b>	10-15um	<5um	7um	Round die	20um	20um	10-50um
<b>Wafer thickness</b>	50-250um	120um	100um	760um	100+300um	50-300um	50-775um
<b>Assembly</b>	Wirebond Flip Chip	Wirebond	Flip Chip	Confidential	Flip Chip	Wirebond	Flip Chip
		Confidential			Confidential	Confidential	



Thank you for your contributions and materials to prepare this presentation



Christopher Johnston, Plasma-Therm  
Thierry Lazerand, Plasma-Therm  
Dr. Marco Notarianni, Plasma-Therm  
Dr. Kenneth Mackenzie, Plasma-Therm  
Yannick Pilloux, Plasma-Therm  
Dr. Julien Vitiello, Plasma-Therm  
Gordy Grivna, ON Semiconductor  
Jason Doub, ON Semiconductor  
Dr. Tomotak Tabushi, DISCO  
Dr. Frank Wei, DISCO  
Hideyuki Sando, DISCO  
JS Jung, DISCO

# How Can We Help You?

Web: [www.plasmatherm.com](http://www.plasmatherm.com)

E-mail: [sales@plasmatherm.com](mailto:sales@plasmatherm.com)

