



Fabrication and Optimization of a Schottky Diode Utilizing Field Plate Termination

William Bennett

Mentor: Atsushi Shimbori

PI: Dr. Alex Huang

SPEC


Semiconductor Power Electronics Center






Introduction to Power Devices

- ❑ Application: High power conversion systems
- ❑ Ideal power devices:
 - Support high current and voltage
 - Block current under one voltage bias (OFF) and conduct in the other (ON)
 - Switch rapidly



H-Bridge inverter





Introduction to Power Devices

- ❑ Application: High power conversion systems
- ❑ Ideal power devices:
 - Support high current and voltage
 - Block current under one voltage bias (OFF) and conduct in the other (ON)
 - Switch rapidly





Fig. 1 Power device IV curves

Adapted from *Fundamentals of Power Semiconductor Devices* (6), By B.J. Baliga, 2008, New York City, 2008

Schottky Power Devices

- Negligible charge build up in ON state- fast switching






Fig. 2- Basic Schottky design
Adapted from *Fundamentals of Power Semiconductor Devices* (14), By B.J. Baliga, 2008, New York City, 2008

- Doping concentration and drift region
- Potential gradient and Electric field
- Avalanche breakdown and impact ionization



OFF State



ON State

Fig.3 Band Structure of a Schottky Diode
Adapted from *Fundamentals of Power Semiconductor Devices* 4 (172), By B.J. Baliga, 2008, New York City, 2008



Circular Schottky Diode




Fig. 4- Circular Diode impact ionization simulation

- Added field plate and passivation layer to reduce Electric field crowding at edges

Simulation Process




Fig. 5 Simulation layout

Device Design Depletion region

SDE	FP	SIM	CarrierBG	BVv	BVl
tox					
[n653]: 1	[n75]: --	4]: Breakd	[n6]: 1E12	[n8]: --	-6.17e+01 0.000e+00
[n848]: 1.5	[n849]: --	50]: Breakd	[n51]: 1E12	[n52]: --	-6.90e+01 0.000e+00
[n872]: 2	[n873]: --	74]: Breakd	[n75]: 1E12	[n76]: --	-7.63e+01 0.000e+00
[n896]: 2.5	[n897]: --	98]: Breakd	[n875]: 1E12	[n876]: --	-8.13e+01 0.000e+00
[n920]: 3	[n921]: --	122]: Breakd	[n877]: 1E12	[n878]: --	-8.49e+01 0.000e+00
[n944]: 3.5	[n945]: --	146]: Breakd	[n899]: 1E12	[n900]: --	-8.33e+01 0.000e+00
[n968]: 4	[n969]: --	170]: Breakd	[n901]: 1E12	[n902]: --	-8.67e+01 0.000e+00
[n992]: 4.5	[n993]: --	194]: Breakd	[n923]: 1E12	[n924]: --	-8.56e+01 0.000e+00
[n1016]: 5	[n1017]: --	218]: Breakd	[n997]: 1E12	[n998]: --	-8.13e+01 0.000e+00
[n856]: .5	[n78]: --	39]: Breakd	[n1021]: 1E12	[n1022]: --	-7.88e+01 0.000e+00
[n864]: 1.5	[n865]: --	63]: Breakd	[n30]: 1E12	[n31]: --	-5.97e+01 0.000e+00
[n888]: 2	[n889]: --	87]: Breakd	[n32]: 1E12	[n33]: --	-6.47e+01 0.000e+00
[n912]: 2.5	[n913]: --	111]: Breakd	[n34]: 1E12	[n35]: --	-6.86e+01 0.000e+00
[n936]: 3	[n937]: --	135]: Breakd	[n67]: 1E12	[n68]: --	-7.12e+01 0.000e+00
[n960]: 3.5	[n961]: --	159]: Breakd	[n89]: 1E12	[n90]: --	-7.34e+01 0.000e+00

Fig. 6 Simulation split

Simulation Split

Field plate size →

Device size ↓




Fig. 7 Mask layout

Mask Layout



Si Epi Wafer Specification


Parameters	Value	Unit
Diameter	4	inch
Type	N ⁻ /N ⁺	-
Dopant P	Phosphorous / Antimony	-
Epitaxy Thickness	4.70-5.75	um
Epitaxy Resistivity	1.120-1.380	ohm-cm
Epitaxy Concentration	~3.5x10 ¹⁵	cm ⁻³
Substrate Resistivity	0.554x10 ⁻³	Ohm-cm
Substrate Concentration	~5x10 ¹⁹	cm ⁻³
Wafer Thickness	555	um



Fig. 8- 4'' Epi Wafer




Fabrication Process Flow








Substrate











Fabrication Process Images




Fig. 9 Isolation alignment marks




Fig. 10- Isolation photo




Fig. 11 Passivation




Fig. 12 Contact open photo




Fig. 13 Ni deposition




Fig. 14 Completed process alignment



■ Si Schottky with Field Plate Structure I-V Comparison




Fig.15 Final Fabricated Device




Fig. 16 IV curve final device vs. circular anode

Comparison of Forward I-V Characteristics

- Area doubles in each successive group
- On-Resistance ($R = \rho l/A$)
Type D < Type C < Type B < Type A




Fig.17 Mask Layout




Fig.18 Forward voltage comparison



Conclusions

- **SiO₂ passivation and field plate structure reduces electric field crowding at the anode contact edge.**
- **Breakdown voltage with the field plate structure is 2 times higher than the simple circular anode with a value of 76V**
- **SiO₂ passivation reduces surface leakage current**